对于大型水下设备，常需要多个分系统之间配合工作，且分系统采用的通信协议也不尽相同。为了保证分系统的数据可以被及时采集和处理，本文采用DSP加FPGA的架构实现信息融合系统。DSP芯片作为主处理器用于应用层的设计，负责整个系统运行时的流程调度和数据处理；FPGA对DSP进行扩展，既解决了DSP通信资源和内部缓存不足的问题，也利用FPGA的编程功能实现一些通信接口的逻辑设计，从而降低电路设计的难度。经板上及系统整体测试表明，系统融合系统可以完成16路串行数据的收发及2路1553B数据的收发，系统稳定可靠且具有极强的可扩展性和通用性。
For large-scale underwater equipment, multiple subsystems are often required to work together, and the communication protocols adopted by the subsystems are also different. In order to ensure that the data of the subsystem can be collected and processed in time, this paper adopts the architecture of DSP and FPGA to realize the information fusion system. As the main processor, DSP chip is used in the design of application layer, which is responsible for the process scheduling and data processing of the whole system. FPGA extends DSP, which not only solves the problem of insufficient communication resources and internal cache of DSP, but also realizes the logic design of some communication interfaces by using the programming function of FPGA, so as to reduce the difficulty of circuit design. The on-board test and the overall test of the system show that the system fusion system can complete the sending and receiving of 16 channels of serial data and two channels of 1553B Data. The system is stable, reliable and has strong scalability and universality.
2022,44(7): 142-145 收稿日期：2021-08-31
DOI：10.3404/j.issn.1672-7649.2022.07.028
分类号：TP368.2
作者简介：梁悦(1990-),女,硕士,工程师,研究方向为嵌入式设计及数据通信
参考文献：
[1] 杨旭, 黄建国, 杨尚明, 等. 基于BU-61580的航空1553B总线RT模式设计[J]. 数字技术与应用, 2012(1): 60–62
YANG Xu, HUANG Jian-guo, YANG Shang-ming, LI li. RT mode design of aviation 1553B bus based on bu-61580[J]. Digital Technology & Application, 2012(1): 60–62
[2] 王晓惠, 陈艳杰, 曹威. 数字信号处理器的船舶碰撞监控报警系统[J]. 舰船科学技术, 2021, 43(12): 40–42
WANG Xiao-hui, CHEN Yan-jie, CAO Wei. Ship collision monitoring and alarm system based on DSP[J]. Ship Science and Technology, 2021, 43(12): 40–42
[3] 徐洋洋. 基于FPGA的多通道大容量FIFO设计[J]. 电子测量技术, 2017, 40(8): 193–197
XU Yang-yang. Design of multi-channel FIFO with mass storage facility based on FPGA[J]. Electronic Measurement Technology, 2017, 40(8): 193–197
[4] 韩刚, 蔡旭. 虚拟同步发电机输出阻抗建模与弱电网适应性研究[J]. 电力自动化设备, 2017, 37(12): 116–122
HAN Gang, CAI Xu. Output impedance modeling of virtual synchronous generator and its adaptability study in a weak grid[J]. Electric Power Automation Equipment, 2017, 37(12): 116–122
[5] 刘冬利, 兰慧. 基于DSP与FPGA的LPI辐射源信号仿真系统[J]. 舰船科学技术, 2020, 42(11): 124–127
LIU Dong-li, LAN Hui. A LPI radar emitter signal simulation system based on DSP and FPGA[J]. Ship Science and Technology, 2020, 42(11): 124–127
[6] 朱鹏程, 胡娜. 基于APU+FPGA的机载视频和通讯总线处理系统设计[J]. 电光与控制, 2021, 28(5): 98–102
ZHU Peng-Cheng, HU Na. Design of an Airborne Video and Communication Bus Processing System Based on APU+FPGA[J]. Electronics Optics & Control, 2021, 28(5): 98–102
[7] 李昕. 基于国产处理器的打印控制SoC的设计与实现[D]. 西安: 西安电子科技大学, 2019.
[8] 李贵娇, 鲁争艳, 房建峰. 基于FPGA的1553B总线远程终端设计[J]. 电子测量技术, 2020, 43(5): 97–101
LI Jiao-gui, LU Zheng-yan, FANG jian-feng. Design of 1553B bus remote terminal based on FPGA[J]. Electronic Measurement Technology, 2020, 43(5): 97–101
[9] 张吉康, 刘恩海, 魏宏刚, 等. MIL-STD-1553B总线曼彻斯特编解码器的FPGA实现[J]. 电子设计工程, 2019, 27(15): 103–107
ZHANG Ji-kang, LIU En-hai, WEI Hong-gang, ZHAO Ru-jin. The implement of manchester coder in MIL-STD-1553B bus based on FPGA[J]. Electronic Design Engineering, 2019, 27(15): 103–107
[10] 闫昌浩. 基于DSP和1553B总线的嵌入式通讯模块设计[J]. 科技信息, 2011(22): 219
YAN Chang-hao. Design of embedded communication module based on DSP and 1553B bus[J]. Science & Technology Information, 2011(22): 219
